Enhanced Frequency-Adaptive Phase-Locked Loop for Distributed Power Generation System Applications

نویسنده

  • S. Eren
چکیده

The standards governing the grid connection of distributed power generation systems (DPGS) are becoming increasingly demanding due to the growing number of alternative energies being connected to the grid. Grid connection standards now place greater emphasis on the fault ride-through capabilities of the DPGS. In order to fulfill these standards, improvements must be made to the grid-side control scheme, part of which includes the grid synchronization technique. This has led to a need for a robust grid synchronization technique, which is able to synchronize the phase angle of the injected current output of the DPGS with that of the grid voltage vector, despite the presence of grid frequency variations, grid voltage unbalance, and harmonic distortions. An enhanced three-phase phase-locked loop is presented in this paper which can be used for this purpose. It consists of a multi-block adaptive notch filter (ANF) integrated into a conventional three-phase synchronous reference frame phase-locked loop (SRF-PLL). The addition of the ANF to the phase-locked loop allows it to remove the double frequency ripple which occurs in the conventional three-phase SRF-PLL as a result of grid voltage unbalance. The structure of the multi-block ANF is composed of multiple ANF units placed in parallel. Due to the parallel configuration of the ANF units, this enhanced phase-locked loop is also able to simultaneously remove multiple signal distortions, such as harmonics, without affecting the speed of the response. Finally, due to the frequency-adaptive nature of the ANF, it is able to track changes in the grid frequency. Thus, variations in the grid frequency do not significantly impede the performance of the phase-locked loop. Simulations have been included to test the performance of this enhanced phase-locked loop.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

Dual Phase Detector Based Delay Locked Loop for High Speed Applications

In this paper a new architecture for delay locked loops will be presented.  One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...

متن کامل

DSP Algorithm based Enhanced Phase Locked Loop Scheme for DSTATCOM

This paper deals with Enhanced Phase Locked Loop Control scheme for Distributed Static Compensator (DSTATCOM) in the distribution system. The proposed control scheme based DSTATCOM eliminates current harmonics, maintains unity power factor at source, zero voltage regulation and load balancing. The Enhanced Phase Locked Loop (EPLL) Control scheme is based on Digital Signal Processing (DSP) which...

متن کامل

طراحی PLL دو حلقه ای مبتنی بر آشکارسازی فاز پنجره‌ای با سرعت قفل بالا، توان مصرفی و اسپور مرجع پایین

In this paper, a dual loop PLL with short locking time, low power consumption and low reference spur is presented. The output frequency and reference frequency of the designed circuit are 3.2 GHz and 50 MHz, respectively, aimed to WiMAX applications. In the proposed circuit in locked state, some parts of the circuit could be powered off, to reduce overall power consumption. Phase detection in t...

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008